		RRRRRRRR RRRRRRRR RRRRRRRR	RRRR		VVV VVV	VVV VVV		RRRRRR	RRRRRRR RRRRRRR RRRRRRR
DDD	DDD	RRR	RRR	111	VVV	VVV	EEE	RRR	RRR
	DDD	RRR	RRR	III	VVV	VVV	EEE	RRR	RRR
DDD	DDD	RRR	RRR	111	VVV	VVV	EEE	RRR	RRR
DDD	DDD	RRR	RRR	111	VVV	VVV	EEE	RRR	RRR
	DDD	RRR	RRR	111	VVV	VVV	EEE	RRR	RRR
	DDD	RRR	RRR	III	VVV	VVV	EEE	RRR	RRR
DDD	DDD	RRRRRRRR		111	VVV	VVV	EEEEEEEEEE		RRRRRRR
DDD	DDD	RRRRRRRR		III	VVV	VVV	EEEEEEEEEEE		RRRRRRR
DDD	DDD	RRRRRRRR		111	VVV	VVV	EEEEEEEEEEE		RRRRRRR
DDD	DDD	RRR RR		111	VVV	VVV	EEE	RRR	RRR
	DDD	RRR RR		111	VVV	VVV	EEE	RRR	RRR
DDD	DDD	RRR RR		III	VVV	VVV	EEE	RRR	RRR
DDD	DDD	RRR	RRR	111	VVV	VVV	EEE	RRR	RRR
	DDD	RRR	RRR	111	VVV	VVV	EEE	RRR	RRR
	DDD	RRR	RRR		VVV	VVV	EEE	RRR	RRR
DDDDDDDDDDDD		RRR	RRR	111111111	V		EEEEEEEEEEEEE	RRR	RRR
DDDDDDDDDDDD		RRR	RRR	111111111	V		EEEEEEEEEEEEE	RRR	RRR
DDDDDDDDDDDD		RRR	RRR	111111111	V	/V	EEEEEEEEEEEEE	RRR	RRR

RRRR

XF VO

XX XX XX XX	XX XX XX XX	FFFFFFFFF FFFFFFFFF FF FF	DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD	RRR RR RR	RRRRR RRRRR RR RR	VV VV VV VV VV VV VV VV	EEEEEEEEEE EEEEEEEEEEE	RRRRI RRRRI RR RR	RRRR RR RR RR	
XX XX XX	XX XX	FFFFFFF FFFFFFF FF	DD	RRR RR	RRRRR RRRRR RR RR	VV VV VV VV VV VV	EEEEEEEEE EEEEEEEEE EE	RR	RRRR RR RR	
XX XX XX	XX XX XX	FF FF	DD	RR RR RR	RR RR RR RR	VV VV		RR RR RR RR	RR RR RR RR	



Page

.TITLE XFDRIVER - DR32 DRIVER .IDENT 'V04-000'

COPYRIGHT (c) 1978, 1980, 1982, 1984 BY DIGITAL EQUIPMENT CORPORATION, MAYNARD, MASSACHUSETTS. ALL RIGHTS RESERVED.

THIS SOFTWARE IS FURNISHED UNDER A LICENSE AND MAY BE USED AND COPIED ONLY IN ACCORDANCE WITH THE TERMS OF SUCH LICENSE AND WITH THE INCLUSION OF THE ABOVE COPYRIGHT NOTICE. THIS SOFTWARE OR ANY OTHER COPIES THEREOF MAY NOT BE PROVIDED OR OTHERWISE MADE AVAILABLE TO ANY OTHER PERSON. NO TITLE TO AND OWNERSHIP OF THE SOFTWARE IS HEREBY TRANSFERRED.

THE INFORMATION IN THIS SOFTWARE IS SUBJECT TO CHANGE WITHOUT NOTICE AND SHOULD NOT BE CONSTRUED AS A COMMITMENT BY DIGITAL EQUIPMENT CORPORATION.

DIGITAL ASSUMES NO RESPONSIBILITY FOR THE USE OR RELIABILITY OF ITS SOFTWARE ON EQUIPMENT WHICH IS NOT SUPPLIED BY DIGITAL.

FACILITY: EXECUTIVE, I/O DRIVERS

ABSTRACT:

THIS MODULE IS THE DRIVER FOR THE DR32.

ENVIRONMENT: KERNEL MODE, NON-PAGED

AUTHOR: STEVE BECKHARDT, CREATION DATE: 23-FEB-1979

MODIFIED BY:

V03-002 TCM0002 Trudy C. Matthews 29-Feb-1983 Update CPUDISP that determines if this is a DR780 or a DR750 to work on an 11/790 (take the DR780 path).

V03-001 EAD0068 Elliott A. Drayton 01-Jul-1982 Add code to prevent race condition with HALT bit.

V02-012 TCM0001 Trudy C. Matthews 31-Jul-1981 Change all "722"s to "730"s.

V02-011 EAD0011 Elliott A. Drayton 13-Feb-1981 Add code to raise and lower IPL to prevent race condition.

V02-010 SRB0006 Steve Beckhardt 17-Sep-1979 Modified the driver to support the DR750.

7890123456789012345678901234

G 15 - DR32 DRIVER 16-SEP-1984 00:21:10 VAX/VMS Macro V04-00 Page 5-SEP-1984 00:20:00 [DRIVER.SRC]XFDRIVER.MAR;1 XFDRIVER VO4-000 0000 58 ;--

XF VO

XF

V

XFDRIVER VO4-000

Page

(2)

16-SEP-1984 00:21:10 VAX/VMS Macro V04-00 5-SEP-1984 00:20:00 [DRIVER.SRC]XFDRIVER.MAR;1

```
0000
0000
0000
0000
00000044
                                                         IRPE$L_CBLKADR=IRPE$L_BCNT2+4
IRPE$L_BBLKADR=IRPE$L_BCNT2+8
                                                                                                                                                                        OFFSET OF COMMAND BLOCK ADDRESS OFFSET OF BUFFER BLOCK ADDRESS
                                               118
                                                        : DR32 DEVICE REGISTER DEFINITIONS
                                              SDEFINI DR
                                                                                                     DR DCR,0,<-

<ADPTYP,8>,-

<ID2ERR,M>,-

<ID2TOC,M>,-

<ID2TO,M>,-

<STALL M>,-
                                                                                DR DCR
VIELD
                                                                                                                                                                        : DR32 CONTROL REGISTER
                                                                                                                                                                     ADAPTER TYPE
ID2 ERROR
ID2 TIMEOUT CAUSE
ID2 TIMEOUT
DD1 STALL
ID1 ERROR
ID1 TIMEOUT CAUSE
ID1 TIMEOUT
READ DATA SUBSTITUTE
CORRECTED READ DATA
DCR HALT
DCR ABORT INTERRUPT
PACKET INTERRUPT
INTERRUPT ENABLE
RESERVED
ADAPTER POWER UP
ADAPTER POWER UP
ADAPTER POWER DOWN
EXTERNAL ABORT
NOTE: THE NEXT 7 BITS ARE USED BY
DR750 ONLY. THE DR780 HAS THESE BITS
IN THE DR UTL REGISTER.
FORCE CONTROL INTERCONNECT PARITY ERROR
FORCE DATA INTERCONNECT PARITY ERROR
ENABLE D.I. PARITY ERROR
CONTROL INTERCONNECT PARITY ERROR
CONTROL INTERCONNECT PARITY ERROR
CONTROL INTERCONNECT PARITY ERROR
CONTROL INTERCONNECT PARITY ERROR
DATA INTERCONNECT PARITY ERROR
PARITY ERROR (OR OF LAST 3 BITS)
                                                                                                      <STALL, M>,-
<ID1ERR, M>,-
                                                                                                      <ID1TOC, M>,-
<ID1TO, M>,-
<RDS, M>,-
                                                                                                      <CRD, M>,-
<DCRHLT, M>,-
                                                                                                      <DCRABT,,M>,-
                                                                                                      <PKTINT,,M>,-
                                                                                                      <INTENB,,M>,-
                                                                                                     <,1>,-
<PWR_UP,,M>,-
<PWR_DN,,M>,-
<EXTABT,,M>,-
                            0004
                            0004
                            0004
                            0004
                            0004
                            0004
                            0004
                                                                                                     <FCIPE.,M>,-
<FDIPE.,M>,-
<ENPEAB.,M>,-
<WCSPE.,M>,-
                            0004
                            0004
                            0004
                            0004
                                                                                                      <CIPE, M>.-
<DIPE, M>.-
<PARERR, M>,-
                            0004
                            0004
                            0004
                            0004
                                               156
157 : DCR CONTROL FIELD A CODES (USED WHEN WRITING TO DCR)
                            0004
                            0004
                                              158
159 DCR K CLRPWRUP=*X100
160 DCR K CLRPWRUP=*X200
161 DCR K CLRABTINT=*X400
162 DCR K CLRINTENB=*X500
163 DCR K SETINTENB=*X600
164 DCR K CLRHLT=*X700
165
                            0004
 00000100
                                                                                                                                                                         ; CLEAR POWER UP
                            00000200
00000400
00000500
00000600
00000700
                                                                                                                                                                        : CLEAR POWER DOWN
                                                                                                                                                                        : CLEAR ABORT INTERRUPT
                                                                                                                                                                        CLEAR INTERRUPT ENABLE
SET INTERRUPT ENABLE
CLEAR HALT
                                               166 : DCR CONTROL FIELD B CODES (USED WHEN WRITING TO DCR)
00001000
00002000
00003000
00004000
00005000
                                               168 DCR_K_CLRCRD=*X1000
169 DCR_K_SETEXTABT=*X2000
170 DCR_K_CLRPKTINT=*X3000
171 DCR_K_RESET=*X4000
172 DCR_K_SETOSQTST=*X5000
173 DCR_K_CLROSQTST=*X6000
                                                                                                                                                                         : CLEAR CRD
                                                                                                                                                                       SET EXTERNAL ABORT
CLEAR PACKET INTERRUPT
RESET
SET OSEQ TEST
CLEAR OSEQ TEST
```

0004 0008 0008 0008 0008 0008 0008	174 175 SDEF 176 177 178 179 180	DR_UTL_VIELD	DR_UTL,0 <rate,8> <,3>,- <valid,,< th=""><th>.BLKL</th><th>1</th><th></th><th>LITY REGISTER</th></valid,,<></rate,8>	.BLKL	1		LITY REGISTER
0008 0008 0008 0008 0008 0008 0008	178 179 180 181 182 183 184 185 186 187 188 189 190		<5C105	-		RESI NOTI DR7	A RATE ERVED VALID ERVED E: THE NEXT 7 BITS ARE USED BY BO ONLY. THE DR750 HAS THESE BITS THE DR DCR REGISTER. CE CONTROL INTERCONNECT PARITY ERR. CE DATA INTERCONNECT PARITY ERROR BLE D.I. PARITY ERROR ABORT PARITY ERROR TROL INTERCONNECT PARITY ERROR A INTERCONNECT PARITY ERROR A INTERCONNECT PARITY ERROR ITY ERROR (OR OF LAST 3 BITS)
0008 0008 000C 000C 000C 000C	192 193 \$DEF 194 195 196 197 198	DR WCSA _VIELD	DR_WCSA, <sel,,m> <addr,10 <,20>,- <wcs,,m></wcs,,m></addr,10 </sel,,m>	.BLKL 0.<-	1	: SELI	ADDRESS ECT (LOW OR HI PART OF MICRO WORD) RESS ERVED D WCS FLAG (DR750 ONLY)
000C 000C 000C	200 201 202 203	_VIELD					AL STORE ADDRESS (DR750 ONLY)
000C 0010 00014	204 \$DEF 205 206	DR_WCSD			1		
0014 0014	207 208 SDEF	DR_SBIAD			1		ADDRESS
0018 0018	209 210 SDEF				1		BYTE COUNT
001C 001C 0020	211 212 SDEF 213				1		BYTE COUNT
0020 0020 0020	214 215 216	DEFINE	USER CO	NTROL	REGISTER	R (GO BI	D
00200 0020	218 .= X200					; STAI	RTS ON 2ND PAGE OF DR ADDRESS SPACE
0200 0204 0204 0204 0204 0204 0204 0204	219 220 \$DEF 221 222 223 224 225 226 227 228	>	<gū,,m>, <,31>,-</gū,,m>	0,<-		: GO I	
	0010 0020 0020 0020 0020 0020	001C 211 001C 212 \$DEF 0020 213 0020 214 0020 215 0020 216 0020 217 0020 218 .=^x200 0200 219 0200 220 \$DEF 0204 221 0204 222 0204 223 0204 223	001C 211 001C 212 \$DEF DR_DDIBC 0020 213 0020 214 0020 215 0020 216 0020 217 00200 218 .= x200 0200 219 0200 220 \$DEF DR_USER_VIELD 0204 221 0204 222 0204 223 0204 223	001C 211 001C 212 \$DEF DR_DDIBCNT 0020 213 0020 214 0020 215 0020 216 0020 217 0020 218 .=^x200 0200 220 \$DEF DR_USER 0204 221 0204 221 0204 222 0204 223 0204 223 0204 223	001C 211 001C 212 \$DEF DR_DDIBCNT .BLKL 0020 214 0020 215 0020 216 0020 216 0020 217 0020 218 .=^x200 0200 220 \$DEF DR_USER .BLKL 0204 221 .VIELD DR_USER.O.<- <gom> <gom> <gom> <gom> <gom> <gom> <gom> <gom></gom></gom></gom></gom></gom></gom></gom></gom>	001C 211 001C 212 \$DEF DR_DDIBCNT .BLKL 1 0020 214 0020 215 .DEFINE USER CONTROL REGISTE 0020 216 .= x200 0200 219 0200 220 \$DEF DR_USER .BLKL 1 0204 221 .VIELD DR_USER.O 0204 221 .STELD OR USER.O 0204 222 .STELD OR USER.O 0204 223 .STELD OR USER.O 0206 .STELD OR USER.O 0207 .STELD OR USER.O 0208 .STELD OR USER.O 0209 .STELD OR USER.O	001C 211 001C 212 \$DEF DR_DDIBCNT .BLKL 1 ; DDI 0020 214 0020 215 0020 216 0020 216 0020 217 00200 218 .= x200 ; STAN 0200 220 \$DEF DR_USER .BLKL 1 ; USEN 0204 221

- DR DECL	32 DRIVER ARATIONS		K 15	16-SEP 5-SEP	-1984 -1984	00:21:10 00:20:00	VAX/VMS Macro V04-00 [DRIVER.SRC]XFDRIVER.MAR;1	Page	(2)
00000400	0204 231 0400 233 0404 235 0404 235 0406 236 0410 237 0414 238 0416 240 0418 240 0418 240 0424 243 0424 243 0424 245 0424 245 0424 247 0424 248	.=^X400 \$DEF \$DEF \$DEF \$DEF \$DEF \$DEF \$DEF \$DEF \$DEF	DR 780 DSL DR 780 SBR DR 780 GBR DR 780 CMDBVA DR 780 CMDLEN DR 780 CMDSVAPT DR 780 BFRBVA DR 780 BFRLEN DR 780 BFRSVAPT	.BLKL .BLKL .BLKL .BLKL .BLKL .BLKL .BLKL .BLKL	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	: STAR : DR32 : SYST : GLOE : BASE : LENG : SVAR : BASE : LENG : SVAR	RTS ON 3RD PAGE OF DR ADDRESS 2 STATUS LONGWORD TEM BASE REGISTER BAL PAGE TABLE BASE REGISTER E VIRTUAL ADDR. COMMAND BLOCK OFF OF COMMAND BLOCK PTE OF COMMAND BLOCK E VIRTUAL ADDR. BUFFER BLOCK TH OF BUFFER BLOCK OFF OF BUFFER BLOCK TO THE OFF BUFFER BLOCK TO THE DR. WCSA DR. WCSD REGISTER		
0000000	0424 249 0000 250 0000 251 0001 252 0002 253 0003 254 0004 255 0005 256 0006 257	.=0 SDEF SDEF SDEF SDEF SDEF SDEF SDEF SDEF	DR 750 DSL DR 750 SBR DR 750 GBR DR 750 CMDBVA DR 750 CMDLEN DR 750 CMDSVAPT DR 750 BFRBVA DR 750 BFRBVA DR 750 BFRSVAPT SDEFEND DR	.BLKB .BLKB .BLKB .BLKB .BLKB .BLKB .BLKB	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	DR32 SYST GLOE BASE LENG SVAF BASE LENG	RT OF LOCAL STORE REGISTERS 2 STATUS LONGWORD TEM BASE REGISTER BAL PAGE TABLE BASE REGISTER E VIRTUAL ADDR. COMMAND BLOCK GTH OF COMMAND BLOCK PTE OF COMMAND BLOCK E VIRTUAL ADDR. BUFFER BLOCK GTH OF BUFFER BLOCK PTE OF BUFFER BLOCK		
000000A0	0000 265 0000 265 0000 266 0000 267 0000 268 0000 270 00A0 271 00A0 273 00A0 273 00A0 275 00A0 275 00A0 276 00A0 277 00A0 278 00A0 278 00A0 278 00A0 278 00A0 283 00AC 283 00AC 285 00AC 285 00O0 287	DR32	SPECIFIC UCB OFFS SDEFINI UCB DPC+4 _VIELD UCB,0,<-			DEFI ADA FOR ABO	INE BITS FOR UCBSW_DEVSTS APTER POWER UP RK INTERLOCK BIT DRT PENDING DICATES DEVICE IS DR750		
000000AC	00A0 278 00A0 279 00A4 280 00A8 281 00AC 282 00AC 283 00AC 284 00AC 285 00AC 285 00AC 285	SDEF SDEF SDEF UCBSK_S	UCB\$L_DCR UCB\$L_SAVSTATUS UCB\$L_SAVDCR	.BLKL	1	STOR	RED COPY OF DCR REGISTER ED STATUS FOR DRIVER ABORTS ED COPY OF DCR REGISTER		

X

XFDRIVER VO4-000

STARTDATAP>

FUNCTAB LOAD MICROCODE, <LOADMCODE> FUNCTAB STARTDATA_FDT, <STARTDATA,-

FUNCTAB

: NO BUFFERED I/O FUNCTIONS : LOAD MICROCODE : START DATA XFDRIVER VO4-000 - DR32 DRIVER DECLARATIONS

0054 345 0060 346 M 15

16-SEP-1984 00:21:10 VAX/VMS Macro V04-00 5-SEP-1984 00:20:00 [DRIVER.SRC]XFDRIVER.MAR;1

STARTDATAP>

: START DATA PHYSICAL

Page

(2)

50

60

```
- DR32 DRIVER
LOAD_MICROCODE - Load microcode FDT rout 5-SEP-1984 00:21:10
                                                                                               VAX/VMS Macro V04-00
[DRIVER.SRC]XFDRIVER.MAR; 1
                                                                                                                                          Page
                                     .SBTTL LOAD_MICROCODE - Load microcode FDT routine
       FUNCTIONAL DESCRIPTION:
                                    This routine is an fDT routine which performs the Load Microcode QIO. It locks the microcode image in memory, verifies that the device is not busy, loads and then verifies the microcode. Verification consists of addressing all the locations in the WCS and checking for a parity error.

If the microcode is loaded successfully, the the WCS valid bit
                                     is set in the DR32.
                                     This routine also sets the data rate to the last value stored
                  360
361
362
363
364
366
367
368
370
                                     in the device dependent characteristics.
                           CALLING SEQUENCE:
                                     Called from the FDT routine dispatcher in the Q10 system service.
                                    On completion jumps to EXESFINISHIOC.
                           INPUT PARAMETERS:
                                     R3
R4
R5
                                                 Address of I/O packet.
                                                 Current process PCB address.
                                                Address of UCB.
Address of CCB.
Address of microcode image.
                                     P2(AP)
                                                Size (in bytes) of microcode image.
                           IMPLICIT INPUTS:
                                    NONE
                           OUTPUT PARAMETERS:
                                                Contains a completion code
                           IMPLICIT OUTPUTS:
                                    The WCS valid bit is set in the DR32.
                           COMPLETION CODES:
                                    These are in addition to the ones EXESWRITELOCK can return:
                                    SSS_NORMAL
SSS_PARITY
                                                             Successful completion
                                                             Parity error detected during microcode verification 
Device is active
                  394
395
396
397
398
400
401
402
403
                                    SS$ DEVACTIVE
SS$ POWERFAIL
       0060
0060
0060
0060
0060
0060
0060
                                                             Device is powered down
                           SIDE EFFECTS:
                                     None
                        LOAD_MICROCODE:
```

: Get address of microcode image

P1(AP),R0

MOVL

(3)

N 15

	- DR3	2 DRIVER MICROCODE - Load	B 16 16-SEP-1984 00:21:10 VAX/VMS Macro V04-00 Page microcode FDT rout 5-SEP-1984 00:20:00 [DRIVER.SRC]XFDRIVER.MAR;1	10
51 04 A0 00000000 ° GF 64 A5 20	3C 7D 16	0063 405 0067 406 006A 407	MOVZWL P2(AP),R1 ; Get size of image (in bytes) MOVQ R0,R9 ; Save address and size in R9 and R10 JSB G^EXE\$WRITELOCK ; Lock image into memory BICW #UCB\$M_POWER,UCB\$W_STS(R5) ; Clear powerfail bit	
		0070 408 0074 409 0074 410 0074 411	ASSUME IDB\$L_CSR EQ 0	
54 24 A5 54 20 B4	D0	0074 412 0078 413	MOVL UCB\$L_CRB(R5),R4; Get pointer to CRB MOVL aCRB\$E_INTD+VEC\$L_IDB(R4),R4; Get address of 1st device CSR	
		007C 414 007C 415 10\$: 007C 416 007C 417	; R4 contains address of 1st device CSR. Make sure device has ; power before accessing any device registers. Then, if the device ; is not busy, reset it and clear WCS valid.	
		007C 418 007C 419	ASSUME UCB_V_ADPPWRUP EQ 0	
50 0364 8F	3C E9	007C 420 007C 421 0081 422	MOVZWL #SS\$ POWERFAIL.RO ; Assume error BLBC UCB\$0_DEVSTS(R5),15\$; Branch if adapter has no power	
50 0204 86	30	0085 423 0085 424 008A 425	MOVZWL #SS\$ DEVACTIVE.RO ; Assume device is active DSBINT UCB\$B FIPL(R5) ; Raise IPL to fork level	
03 64 A5 08 00A7 64 4000 8F 00000800 8F	31 30	007C 420 007C 421 0081 422 0085 423 0085 424 008A 425 0091 426 0096 427 15\$: 0099 428 17\$: 009E 429 00A4 430	BBC #UCB\$V_BSY,UCB\$W_STS(R5),17\$; Br. if UCB is not busy BRW 80\$; Finish I/O MOV7WI #DCP K RESET DR DCP(R4); Reset DR32	
04 A4		00A4 430 00A6 431	BICL #DR OTE M VALID, - ; Clear WCS valid bit DR_OTL(R4) ENBINT ; Lower IPL	
		00A9 432 00A9 433	; Load last data rate saved in device dependent characteristics.	
50 04 A4 50 44 A5 04 A4 50	90	00A6 431 00A9 432 00A9 433 00A9 434 00A9 435 00AD 436 00B1 437 00B5 438 00B5 439	MOVL DR_UTL(R4),R0 ; Get contents of Utility reg. MOVB UCB\$L_DEVDEPEND(R5),R0 ; Load data rate MOVL R0,DR_UTL(R4) ; Put back into Utility reg.	
		0085 438 0085 439 0085 440 0085 441 0085 442 0085 443	; Set up to load microcode. RO will contain address of microcode image. R1 will contain size of image in bytes. Convert this to number of WCS words by dividing by 5 (each WCS word contains 5 bytes). R2 will be used to contain WES address.	,
		00B5 444	ASSUME DR WCSA_V_SEL EQ 0 ASSUME DR WCSA_V_ADDR EQ 1	
50 59 51 05	7D C6 13	0085 446 0085 447 0088 448 0088 449	MOVQ R9,R0 ; Restore address and size in R0 and R1 DIVL #5,R1 ; Convert bytes to number of WCS words. BEQL 40\$; Load zero words	
50 59 51 05 71 51 02 58 51	C6 13 D7 C4 D0	0085 445 0085 446 0085 447 0088 448 0088 449 008D 450 008F 451 00C2 452 00C5 453 00C7 454	DECL R1 MULL #2,R1 MOVL R1,R11 CLRL R2 COnvert to address of highest word Account for address being incr. by 2 Save number of WCS words Start loading at zero	
		00C7 455 20\$: 00C7 456 00C7 457 00C7 458 00C7 459	Load next WCS word. Each word gets loaded in two parts. First four bytes get loaded and then one byte gets loaded. On the DR750, it is necessary to set the WCS flag bit to distinguish between accessing WCS and local store. This bit has no effect on the DR780.	
80000000 86	C9	0007 460 0007 461	BISL3 #DR_WCSA_M_WCS,- ; Load WCS address	

B 16

XFDRIVER V04-000		- DR32 DRIVER LOAD_MICROCODE - Load mid	C 16 16-SEP-1984 00:21:10 VAX/VMS Macro V04-00 Page crocode FDT rout 5-SEP-1984 00:20:00 [DRIVER.SRC]XFDRIVER.MAR;1
08 A4	08 A4 52 0C A4 80 52 80000001 8F	00CD 462 00 00D0 463 C9 00D4 464 00DD 465	R2.DR_WCSA(R4) MOVL (R0)+,DR_WCSD(R4) ; Load four bytes BISL3 #DR_WCSA_M_WCS!- ; Load WCS address and set SELECT bit
	FFE0 52 02 51	9A 000D 466 F1 00E1 467 00E7 468	BISL3 #DR_WCSA_M_WCS!- Load WCS address and set SELECT bit DR_WCSA_M_SEL,R2.DR_WCSA(R4) MOVZBL (R07+,DR_WCSD(R4) Load one byte ACBL R1,#2,R2,20\$ Repeat load loop
		00E7 469	; Verify WCS by addressing each word (look for parity error later).
		00E7 472 00E7 473	ASSUME DR_DCR EQ 0 ASSUME DR_UTL EQ DR_DCR+4 ASSUME DR_UTL_M_PARERR EQ DR_DCR_M_PARERR
	50 54	DO 00E7 474 DO 00E7 475 00EA 476	MOVL R4,R0 ; Get address of DR750's register with
	03 68 A5 03 50 04	EQ QQEA 477	BBS #UCB_v_DR750,UCB\$w_DEVSTS(R5),22\$: Branch if DR750 ADDL #4,R0 : Get_address of DR780's register with
	60 80000000 8F 52 80000000 8F	C8 00F2 480 22\$: E	parity error bit (DR_UTL) BISL #DR_UTL_M_PARERR,(RO) : Clear parity error CLRL R2 : Clear WCS address BISL3 #DR_WCSA_M_WCS,- : Load WCS address
	80000000 8F 08 A4 52 51 0C A4 FFED 52 02 5B	DO 0104 484	R2, DR W(SA(R4)) MOVL DR W(SD(R4), R1 ; This allowes parity errors to be seen ACBL R1T,#2,R2,25\$; Repeat verify loop
		010E 486 010E 487	Reload if a powerfail occurred while loading.
	06 64 A5 05 FF5D	E5 0114 490 E	Raise IPL to lockout powerfail BBCC #UCB\$V_POWER,UCB\$W_STS(R5),30\$; Branch if no powefail ENBINT ; Powerfail occurred; lower IPL and BRW 10\$; retry
		011F 494	ASSUME DR_UTL_V_PARERR EQ 31
0	60 15 04 A4 00000800 8F	05 011F 496 30\$: 1 19 0121 497 C8 0123 498	STL (RO) ; No powerfail - Test for parity error BLSS 60\$ BISL #DR_UTL_M_VALID,DR_UTL(R4) ; Set WCS valid ENBINT ; Lower IPL
	64 0600 8F 50 01 08	0138 504	MOVZWL #DCR_K_SETINTENB,DR_DCR(R4) ; Set interrupt enable MOVZWL #SS\$_NORMAL,R0 ; Return success status BRB 80\$; Return to user
		0138 505 0138 506 60\$: ; 0138 507 0138 508	; ERROR - Parity error during WCS verification
	50 01F4 8F	3C 013B 509 P	ENBINT : Lower IPL Completion code : Completion code
		0140 511 0140 512 80\$:	Common return
	00000000°GF	17 0140 513 17 0140 514	JMP G^EXESFINISHIOC ; Finish 1/0

D 16 - DR32 DRIVER STARTDATA_FDT - Start Data FDT routine

16-SEP-1984 00:21:10 VAX/VMS Macro V04-00 5-SEP-1984 00:20:00 [DRIVER.SRC]XFDRIVER.MAR:1

.SBTTL STARTDATA_FDT - Start Data FDT routine

FUNCTIONAL DESCRIPTION:

This routine is the Start Data QIO FDT routine. After it does some error checking on the user's command table, it allocates an I/O Request Packet Extension (IRPE) and links it onto the IRP. Then the user's command block and buffer block are locked into memory, with the context for these regions stored in the IRPE. Finally, the address of the DR32's go bit is returned to the user and the IRP is queued to the driver.

CALLING SEQUENCE:

Called from the FDT routine dispatcher in the QIO system service. On completion, jumps to either EXE\$QIODRVPKT (on success), EXE\$FINISHIOC (on errors that complete the I/O), or EXE\$ABORTIO (on errors that abort the I/O).

INPUT PARAMETERS:

R3 R4 R5 Address of IRP Current process PCB address Address of UCB Address of CCB

P1(AP) P2(AP) Address of command table Size (in bytes) of command table (must be XF\$K_CMT_LENGTH)

IMPLICIT INPUTS:

The format of the command table is:

-	1	(A	P)	->

+	
Size of command block (in bytes)	XF\$L_CMT_CBLKSZ
Address of Command block (Must be quadword aligned)	XF\$L_CMT_CBLKAD
Size of buffer block (in bytes)	XF\$L_CMT_BBLKSZ
Address of buffer block	XF\$L_CMT_BBLKAD
Address of Packet AST routine	XF\$L_CMT_PASTAD
Packet AST parameter	XF\$L_CMT_PASTPM
Flags Data Rate	XF\$B_CMT_RATE XF\$B_CMT_FLAGS
Address of longword to receive address of GO bit	XF\$L_CMT_GBITAD

address is accessible.

FINISH 10

BEQL

CMPL

BGEQU

TSTL

XF\$L_CMT_CBLKSZ(SP) FINISH_IO

XFSL_CMT_BBLKSZ(SP)

XF\$L CMT CBLKSZ(SP),-#^X20000000 Is command block size zero?

Is buffer block size zero?

Is command block greater than or equal to 2**29?

Yes, finish 1/0

Yes, finish I/O

D5 13 D1

1E D5

20000000

08

AE

XFDRIVER VO4-000		- DR32 DRIVER STARTDATA_FDT	F 16 Start Data FDT routine	16-SEP-1984 00:21:10 5-SEP-1984 00:20:00	VAX/VMS Macro V04-00 Page 14 [DRIVER.SRC]XFDRIVER.MAR;1 (4)
	200000000 8F 200000000 8F 1B 5B 0324 8F 04 AE 07	13 0175 63 01 0177 63 017A 63 1E 017F 63 3C 0181 63 0186 63 12 018A 63 018C 63 0193 64 0193 64 0193 64	BEQL FINISH I CMPL XF\$L CMT #^X20000 BGEQU FINISH I MOVZWL #\$S\$ BUF BITL #7,XF\$L BNEQ FINISH I IFWRT #4,0XF\$L ALL_OK	O Yes BBLKSZ(SP),- Is 000 equi O Yes NOTALIGN,R11 Char CMT_CBLKAD(SP) Is O No, _CMT_GBITAD(SP),- Br ; addi	finish I/O buffer block greater than or al to 2**29? , finish I/O nge completion code in R11 command block quadword aligned? finish I/O . if location to store GO bit ress is writeable
	50 OC		MOVZWL #SS\$_ACC	V10,R0 ; Sto	re completion code
		0196 64 0196 64	ABORT_10: ; Come here	with completion code	in RO
	00000000 GF	0196 64 0196 64 17 0196 64 0190 65	JMP G^EXESAB	ORTIO ; Abo	rt I/0
		0196 65	FINISH_10: ; Come here	with completion code	in R11
	00000000°GF	0193 64 0196 64 0196 64 0196 64 0196 64 0190 65 0190 65 0190 65 0190 65 0190 65 0190 65 0190 65 0190 65 0190 65 0190 65	MOVL R11,R0 JMP G^EXESFI	NISHIOC ; Fin	e completion code ish I/O
		01A5 65 01A5 65 01A5 65	ALL_OK: Everything che the IRP.	cks out. Allocate an	IRPE and link it to
	00000000 'GF 53 E3 50 0A A2 2C 54 A3 52 2A A3 0800 8F 2A A2 2C A2 38 A2 5A 52	01A5 65 DD 01A5 66 16 01A7 66 8ED0 01AD 66 E9 01B0 66 90 01B3 66 D0 01B7 66 A8 01BB 66 B4 01C1 66 D4 01CA 67 01CD 67	PUSHL R3 JSB G^EXESAL POPL R3 BLBC R0,ABORT MOVB #DYNSC I MOVL R2,IRPSL BISW #IRPSM E CLRW IRPESW S CLRL IRPESL S CLRL IRPESL S MOVL R2,R10	IO RPE,IRPE\$B_TYPE(R2) EXTEND(R3); Lin XTEND,IRP\$W_STS(R3) TS(R2); Clei VAPTE1(R2); Clei VAPTE2(R2); Clei	e address of IRP ccate an IRPE (returns addr. in R2) tore address of IRP led do to insufficient memory ; Change type from IRP to IRPE k IRPE onto IRP ; Set extend bit in status word ar status bits in IRPE ar SVAPIE for region 1 ar SVAPIE for region 2 m now on R10 points to IRPE
		01CD 67 01CD 67 01CD 67	; Now lock comma ; the context (S ; IRP, SP points	nd block and buffer b VAPTE, BCNT, and BOFF: to the command table	lock into memory, saving) in the IRPE. R3 points to the , and R10 points to the IRPE.
		01CD 67	ASSUME IRPESU_B	OFF1 EQ IRPEST SVAP	
	51 8E 50 8E 34 AA 51 44 AA 50 38 2C A3 2C AA	01CD 67 01CD 68 00 01D3 68 00 01D7 68 7D 01DB 68 7D 01DD 68	MOVL (SP)+,R1 MOVL (SP)+,R0 MOVL R1,IRPES MOVL R0,IRPES BSBB LOCK BFR MOVQ IRPSC SV	L_BCNT1(R10)	length of command block address of command block re length of command block in IRPE re address of command block in IRPE k command block into memory re SVAPIE and BOFF in IRPE
	51 8E	DO 01E2 68	MOVL (SP)+,R1	VAPTE1(R10) ; Get	length of buffer block

			- DR STAR	32 DRI	VER FDT - Star	rt Data FDT	G 16 routine	16-SEP-1984 0 5-SEP-1984 0	00:21:	10 VAX/VMS Macro V04-00 00 [DRIVER.SRC]XFDRIVER.MAR;1	Pag
40	50 AA AA 2C 38 2C	8E 50 23 AA A3	DO DO 10 7D	01E5 01E8 01EC 01F0 01F2 01F5 01F7	687 688 689 690 691 692 693 694 695 696 698 699 700 701 702 703 704 705 706 707 708	MOVL MOVL BSBB MOVQ CLRQ	(SP)+,RO R1,IRPE\$L R0,IRPE\$L LOCK BFR IRP\$C SVA IRP\$C SVA	BCNT2(R10) BBLKADR(R10) PTE(R3) - APTE2(R10) PTE(R3)		set address of buffer block tore length of buffer block in I store addr. of buffer block in IR ock buffer block into memory store SVAPTE and BOFF in IRPE	RPE PE
				01FA 01FA 01FA 01FA 01FA	695 696 697 698 699	; Now of return ASSUME ASSUME		ASTPRM EQ IRP		CTASTADR+4	
40	A3	8E	70	01FA	701	MOVQ	(SP)+,IRP	\$L_PKTASTADRO	(R3)	Store packet AST address and	
3C 51 0000 9E	A3 24 00200 20	8E A5 8F B1	DO DO C1	01FE 01FE 0202 0206 020C 020F	703 704 705 706	MOVL MOVL ADDL3	(SP)+,IRP UCB\$L_CRB #DR_USER, aCRB\$L_IN	\$B_RATE(R3) (R5),R1 TD+VEC\$L_IDB((R1),	Store packet AST address and parameter in IRP Store data rate and flags in IRP Set address of CRB in RT Store address of GO bit a(SP)+	
0000	00000	'GF	17	020F	708	JMP	G*EXE\$010	DRVPKT	; 6	Queue packet to driver	

G 16

- DR32 DRIVER

LOCK_BFR - Lock a buffer into memory

VAX/VMS Macro V04-00 [DRIVER.SRC]XFDRIVER.MAR; 1

.SBTTL LOCK_BFR - Lock a buffer into memory

FUNCTIONAL DESCRIPTION:

This routine is called from the Start Data FDT routine to lock the command block and the buffer block into memory. If either lock fails, this routine unlocks any locked memory and deallocates the IRPE before during a coroutine return to EXESMODIFYLOCKR.

CALLING SEQUENCE:

BSBB LOCK_BFR

Note that if the lock fails, this routine returns to EXESMODIFYLOCKR, not the caller.

INPUT PARAMETERS:

Address of buffer to lock Length of buffer (in bytes) R1 R3

Address of IRP

H 16

Current process PCB address

R4 R5 Address of UCB Address of CCB R6 R10 Address of IRPE

IMPLICIT INPUTS:

Offsets IRPE\$L_SVAPTE1, IRPE\$W_BOFF1, and IRPE\$L_BCNT1 in the IRPE describe the previously locked area.

OUTPUT PARAMETERS:

None (returning to the caller implies success)

IMPLICIT OUTPUTS:

Offsets IRP\$L_SVAPTE and IRP\$W_BOFF in the IRP describe the syapte and the byte offset of the locked area.

COMPLETION CODES:

None

SIDE EFFECTS:

As previously mentioned, on a lock failure the previously locked area is unlocked, the IRPE is deallocated, and the I/O is either completely backed up or aborted.

LOCK_BFR:

766

G^EXESMODIFYLOCKR JSB BLBS RO.90\$

; Lock buffer into memory ; Success!!!

; Got a lock failure. Unlock previously locked area if there is one.

PUSHR #^M<RO,R1,R2,R3> : Save registers

00000000°GF 35 50

OF 88 XFDRIVER VO4-000

00A0 C5

```
16-SEP-1984 00:21:10
5-SEP-1984 00:20:00
                                                                                      VAX/VMS Macro V04-00
[DRIVER.SRC]XFDRIVER.MAR:1
STARTIO - Entry point to start 1/0
                                 .SBTTL STARTIO - Entry point to start I/O
                790
791
792
793
794
795
796
797
798
800
801
                      : FUNCTIONAL DESCRIPTION:
                                 This routine actually starts the DR32. It loads the required DR32 registers and clears the halt bit.
                        CALLING SEQUENCE:
                                 Jumped to through the driver dispatch table by IOCSINITIATE
                        INPUT PARAMETERS:
                                            Address of the IRP
Address of the UCB
                 804
                        IMPLICIT INPUTS:
                 805
                                 Various fields in the IRP, IRPE, and UCB. In particular note that offset UCB$L_IRP in the UCB contains the address of the IRP.
                808
809
                        OUTPUT PARAMETERS:
                                 None
                        IMPLICIT OUTPUTS:
                                 None
                        COMPLETION CODES:
                                 Returned to REQ_COMPLETE:
                                 SS$ POWERFAIL
                                                       Adapter has no power
                                 SS$ MCNOTVALID
                                                       Microcode is not valid
                                 SS$ BADPARAM
                                                       Specified data rate is too large
                        SIDE EFFECTS:
                                 None
                     STARTIO:
                                   Get address of first CSR into R4. Make sure adapter has power and
                                 ; then clear abort bit and parity error bit.
                                 ASSUME IDB$L_CSR EQ 0
ASSUME UCB_V_ASPPWRUP EQ 0
                                           UCB%L CRB(R5),R1

aCRB$C INTD+VEC$L IDB(R1),R4

UCB$W_DEVSTS(R5),5$
                                                                                           Get address of CRB
Get address of first CSR
                                 MOVL
 DO E8
                                 MOVL
                                                                                           Branch if adapter has power
                                 BLBS
                                                                                           Adapter has no power
Clear abort interrupt bit
                                            408
                                 BRW
                                            #DCR K CLRABTINT, DR DCR(R4)
#DR DCR M DCRABT, UCB$L DCR(R5)
#DR_UTL_M_PARERR, DR_UTE(R4)
                                 MOVZWL
                                                                                           Clear abort bit in DCR in UCB
                                 BICL
                                 BISL
                                                                                        : Clear parity error bit (DR780)
```

J 16

- DR32 DRIVER

				- DR	32 DR1	VER Entry	point	to start	K 16	16-SEP	-1984 (-1984 (00:21:	10 y	X/VMS DRIVER.	Macro V SRC]XFD	04-00 RIVER.MAI	R; 1	Page	19 (6)
64	8008	00000	8F	83	0279	844		BISL	#DR_DCF	M_PARERI				Clear	parity	error b	it ([R750)	
					0280	846		; Load	Utility	register	with d	data r	ate a	nd pari	ty erro	r abort 1	oit.		
					0280	848		ASSUME	XF\$V_CF	AT_SETRTE	£0 0)							
50 64	080	04 00000 00000 28 3D 30		DO CA CA E9	0280 0284 028B 0292 0296 0299	850 851 852 853 854		MOVL BICL BICL BLBC CMPB	#DR_UTL #DR_DCF IRP\$B_F IRP\$B_F G^10C\$6	(R4) RO _M_ENPEAL FLAGS(R3) RATE(R3).	B,RO B,DR_DO ,10\$	R (R4)	ranch ompare	nable ar ena if we speci by SY	par. er ble par shouldn fied ra SGEN pa	lity reg r. abort err. al t set ra te with a	ister bit bort bte maxim	(DR78) (DR75)	0)
	04 68 51 51	FC 3C	13 8F 03 8F A3	1A 9A E1 9A 91 1B 31 90 90	029E 02A0 02A4 02A9 02AD 02B1	856 857 858 859 860 861	73:	BGTRU MOVZBL BBC MOVZBL CMPB BLEQU	#DR780 #UCB V #DR750 IRP\$B_F	MAXRATE , I DR750 , UCI MAXRATE , I ATE (R3) , I		VSTS (R	et had 5),7\$ et had ompare llowed	dware; Bra dware speci	maximum nch if maximum tied ra rdware	clock range of the with a modern branch of the with a modern branch of the with a modern branch of the without the with a modern branch of the without	ete ((DR780 (DR750	
	50 44	A5 3C	A3 50 01 A3		02AD 02B1 02B3 02B6 02BA 02BE	861 862 863 864 865	85: 95: 105:	BRW MOVB MOVB BBS	60\$ IRP\$B F RO,UCB\$ #XF\$V (RATE(R3), I BL DEVDEPI CMT DIPEAL	RO END (R5) B - 50\$	RSP	et rai	oo high te te into if we	- erro device shouldn	r characte 't set al	erisi bort	tics	
50 64	080	00000	8F 8F 50	C8 C8 D0	02C0 02C3 02CA 02D1 02D5	866 867 868 869 870	20\$:	BISL BISL MOVL	#DR_UTL #DR_DCF RO, DR_L	RATE(R3), I BL DEVDEPI CMT DIPEAL FLAGS(R3) _ M_ENPEAL CMTENPEAL JTL(R4)	B.RO B.DR_D(R (R4)	et abo	ort on et abor tility	parity t on pa registe	error bi r. err. r	t (DI	R780) (DR750)
					02D5 02D5 02D5 02D5 02D5	871 872 873 874 875		; Load ; Note ; the I ; into	up the r that the DR750 reg the DR_	rest of the DR780 registers and DCSA regis	he DR32 egister re acce ster ar	regins are essed and read	sters directly by loading	tly ad ading t	dressab he regi ing the	le while ster numi DR_WCSD	reg	ister.	
	29 68	A5 54	A3 03	D0 E0	02D5 02D9 02DE	876 877 878		MOVL BBS	#UCB_V_	XTEND(R3) DR750,UC	R2 B\$W_DEV	STS (R	2 poi: 5),30	its to	IRPE anch if	DR750			
					02DE	879 880			DR780 re										
	51	0404	C4	DE	02DE	881 882		MOVAL	DR_780_	SBR(R4),I	81	; R	1 will	step	through	register	-\$		
81	0000 81 81 81 81 81	81 00000° 44 34 20 48 40 38	0C GF A2 A2 A2 A2 A2 A2	D8 D0 D0 D0 D0 D0 D0	02DE 02DE 02DE 02E3 02E3 02E5 02ED 02F1 02F5 02FD 0305	879 8881 8881 8881 8881 8881 8881 8881 8		MFPR MOVL MOVL MOVL MOVL MOVL MOVL BRB	WPR\$ SE G^MMG\$6 IRPE\$L IRPE\$L IRPE\$L IRPE\$L IRPE\$L	GR, (R1) + GL GPTBASI CBLKADR(I BCNT1 (R2) SVAPTE1 (I BBLKADR(I BCNT2 (R2) SVAPTE2 (I	E (R1) 4 R2) (R1) (R1) 4 R2) (R1 R2) (R1) (R1) 4 R2) (R1	DI DI DI DI DI DI DI DI DI DI	R_SBR R_GBR R_CMDE R_CMDE R_GMDE R_BFRE R_BFRE	= cont = addr DVA = a EN = L DVAPTE BVA = a EN = L DVAPTE	ents of ess of ddress ength o essential ddress ength o essential e	sys. bas global pa of command f command e of comm of buffer f buffer e of buff	e rege to block the block	g. able ock block block ik	
					0307 0307 0307	894	30\$:	; Load	DR750 re	gisters									
	50	51 _{0C}	01 A4	DO	0307 030A 030E	896 897		MOVAL	WDR 750 DR_UCSD	SBR,R1 (R4),R0		R	1 will	step	through to WCS	register data reg	s	r	
	08	A4 60	81 0C	9E DB	030E 030E 0312	898 899 900		MOVAB MF PR	(R1)+,0 #PR\$_SE	R_WCSA(R4 BR,(R0)	6)	: S	tore a	ddress	of next	t registe sys. bas	er		

XFDRIVER V04-000

		- DR32 DRIVER STARTIO - Entry point	L 16 16-SEP-1984 00:21:10 VAX/VMS Macro V04-00 Page 20 t to start I/O 5-SEP-1984 00:20:00 [DRIVER.SRC]XFDRIVER.MAR;1 (6)
60	00000000°GF 60 44 A2 60 34 A2 60 2C A2 60 48 A2 60 40 A2 60 38 A2	DO 0315 901 DO 031C 902 DO 0320 903 DO 0324 904 DO 0328 905 DO 032C 906 DO 0330 907	MOVL G^MMG\$GL GPTBASE,(R0) : DR_GBR = address of global page table MOVL IRPE\$L_CBLKADR(R2),(R0) : DR_CMDBVA = address of command block MOVL IRPE\$L_BCNT1(R2),(R0) : DR_CMDLEN = length of command block MOVL IRPE\$L_SVAPTE1(R2),(R0) : DR_CMDSVAPTE = \$VAPTE of command block MOVL IRPE\$L_BBLKADR(R2),(R0) : DR_BFRBVA = address of buffer block MOVL IRPE\$L_BCNT2(R2),(R0) : DR_BFRSVAPTE = \$VAPTE of buffer block MOVL IRPE\$L_SVAPTE2(R2),(R0) : DR_BFRSVAPTE = \$VAPTE of buffer block
		0334 908 0334 909 35\$: 0334 910 0334 911	; Check for WCS valid and start the DR going!
04 A4	00000800 8F 10 64 0700 8F	0334 911 03 0334 912 13 0342 913 3C 0344 914 0349 915 05 034C 916 034D 917 034D 918	DSBINT #31 BITL #DR_UTL_M_VALID,DR_UTL(R4); Is WCS valid? BEQL 50\$ No. error! MOVZWL #DCR_K_CLRHLT,DR_DCR(R4); Clear Halt function ENBINT RSB
		034D 919	; Error - Adapter has no power
	50 0364 8F	034D 920 40\$: 034D 921 3C 034D 922 11 0352 923 0354 924 0354 925 50\$: 0354 926 0354 927	MOVZWL #SS\$_POWERFAIL,RO ; Status BRB 70\$
		0354 925 508:	; Error - WCS not valid
	50 035C 8F	3C 0357 928 11 035C 929	ENBINT SSS_MCNOTVALID,RO ; Status BRB 70\$
		035E 930 035E 931 60\$: 035E 932 3C 035E 933 0361 934 0361 935 70\$: 0361 936	; Error - Data rate too high
	50 14	3c 035E 933	MOVZWL #SS\$_BADPARAM,RO ; Status
		0361 934 0361 935 70\$: 0361 936	; Complete I/O with error in RO
	51 0136	04 0361 937 31 0363 938	CLRL R1 ; Clear second half of I/O status block BRW REQ_COMPLETE

XFDRIVER VO4-000

9E 63

```
- DR32 DRIVER
16-SEP-1984 00:21:10
INTERRUPT_SVC - Interrupt service routin 5-SEP-1984 00:20:00
                                                                                                   VAX/VMS Macro VO4-00
[DRIVER.SRC]XFDRIVER.MAR;1
                                      .SBTTL INTERRUPT_SVC - Interrupt service routine
                   941
943
943
944
945
946
948
949
                           FUNCTIONAL DESCRIPTION:
                                     This is the interrupt service routine for DR32 interrupts. It reads the DCR register, clears the interrupting condition(s), and calls HANDLE_INT to handle the interrupt. Note that this routine executes at device IPL while HANDLE_INT forks and therefore executes at fork IPL.
                            CALLING SEQUENCE:
                                      JSB from interrupt vector in CRB. This routine cleans up
                                      the stack and does an REI.
                            INPUT PARAMETERS:
                                      None
                   959
                   960
961
                            IMPLICIT INPUTS:
                   962
963
                                      The stack on entry is as follows:
                   964
                                                                            Address of IDB address
                                                                           Saved R2
Saved R3
                   965
                                                    4(SP)
                   966
                                                    8(SP)
                                                                            Saved R4
Saved R5
                                                   12(SP)
                                                   16(SP)
                                                   20(SP)
                                                                            Interrupt PC
                                                  24(SP)
                                                                            Interrupt PSL
                            OUTPUT PARAMETERS:
                                      None
                            IMPLICIT OUTPUTS:
                                      None
                   980
981
983
983
984
985
986
987
988
9991
9993
9995
9996
                            COMPLETION CODES:
                                      None
                            SIDE EFFECTS:
                                      None
                                                  IDB$L CSR+4 EQ IDB$L OWNER DR_DCR_V_PWR_DN EQ DR_DCR_V
                                      ASSUME
                                                                             EQ DR DCR V PWR UP+1
                                      ASSUME
                         INTERRUPT SVC:
                                                  a(SP)+,R3
IDB$L_CSR(R3),R4
 D0
70
                                                                                        : Get address of IDB in R3
: CSR -> R4, UCB-> R5
                                      PVOM
                                      : Get contents of DCR and OR into DCR in UCB
```

M 16

BBSS

BSBB

MOVQ

MOVO

#UCB V FKLOCK,-UCB\$Q_DEVSTS(R5),50\$

; finish cleaning up stack and return from interrupt

HANDLE_INT

(SP)+,R2

(SP)+,R4

; Branch if interlock is set

Restore R2 and R3; Restore R4 and R5

; Handle interrupt (at fork IPL)

01 A5

07

8E 8E

02 68

52 54

EZ

10

7D 7D 02

03CB 03CD 03CD

1034

1040

508:

23 (8)

```
.SBTTL HANDLE_INT - Handle the interrupt
                       : FUNCTIONAL DESCRIPTION:
                                        This routine actually handles the interrupts. It is called by INTERRUPT SVC at device IPL but immediately forks to fork IPL. There are four interrupting conditions: power up, power down, abort, and packet interrupts. This routine checks for all of these conditions. If there is an I/O in progress, there are three possible exits from this routine: If the DR is halted, then the I/O is completed (with either a success or failure status code). If the DR is not halted, then if no errors were detected the transfer continues. If any errors were detected, the transfer is aborted.
                           CALLING SEQUENCE:
                                         BSBB from interrupt service routine
                           INPUT PARAMETERS:
                                                          Address of first device CSR
                                                          Address of UCB
                           IMPLICIT INPUTS:
                                        Offset UCB$L_DCR in the UCB contains the device DCR register
                           DUTPUT PARAMETERS:
                                        None
                           IMPLICIT OUTPUTS:
                                        None
                           COMPLETION CODES:
                                        None
                           SIDE EFFECTS:
            1084
1085
1086
1087
                                         None
                      HANDLE_INT:
            1089
                                         IOFORK
            1091
1092
1093
                                           Clear FORK interlock, get DCR from UCB, and clear DCR in UCB. This clear must be performed by a BICL as it is possible for the interrupt service routine to OR in additional bits
            1094
1095
1096
1097
1098
1099
                                            between the get DCR and the clear DCR. These additional bits will be handled by the next interrupt.
03DA
03DA
                                                         UCB$B DIPL(R5)
#UCB M FKLOCK.-
UCB$Q DEVSTS(R5)
                                                                                                               : Raise IPL to prevent race condition : Clear fork interlock
                                         SETIPL
                                         BICW
```

		4
		4
		ď
		4
		4
		4

			- DR	32 DRI	VER - Handle t	ne interr	D 1 16-SEP-1984 Upt 5-SEP-1984	00:21:10 VAX/VMS Macro V04-00 Page 00:20:00 EDRIVER.SRCJXFDRIVER.MAR;1	24 (8)
52 00A0 0A00	00A0 C5	C5 52 52	DO CA DO	03E2 03E7 03EC 03F0	1100 1101 1102 1103	MOVL BICL SETIPL MOVL	UCB\$L DCR(R5),R2 R2,UCB\$L DCR(R5)	; Get DCR from UCB ; Clear DCR in UCB ; Lower to fork IPL ; Save DCR for reg. dump routine	(0)
53	50 58	A5 01 51	30 30 04	03F5 03F9 03FC	1104 1105 1106 1107 1108	MOVL MOVZWL CLRL	UCB\$L_IRP(R5),R3 #SS\$_RORMAL,RO R1	; Get address of IRP (if there is one); Assume success; Clear second half of I/O status block	
				03FE 03FE 03FE 03FE	1109 1110 1111 1112 1113	Now	test for cause of inter 1) Power up interrup 2) Power down interrupt 3) Abort interrupt 4) Packet interrupt		
				03FE	1115	; Test	for power up interrupt		
00 68 05 50	52 A5 52 0364	16 01 11 8F	E1 88 E1 30	03FE 0402 0406 040A 040F	1116 1117 1118 1119 1120 1121	BBC BISW BBC MOVZWL	#DR_DCR_V_DCRHLT,R2,2	OS : Branch if not power up interrupt DEVSTS(R5) : Set adapter power up bit US : Branch if device is not halted : Load powerfail status	
				040F	1122 208:	; Test	for power down interru	pt	
00 68 64 50	52 A5 A5 0364	17 01 20 8f	E1 AA A8 3C	040F 040F 0413 0417	1124 1125 1126 1127	BBC BICW BISW MOVZWL	WUCB M_ADPPWRUP, UCBSW_ST	O\$; Branch if not power down interrupt DEVSTS(R5) ; Clear adapter power up bit S(R5) ; Set powerfail bit in UCB ; Load powerfail status	
				0420	1129 308:	; Skip	remaining code if we d	on't have an IRP (UCB is not busy).	
	19 64	08 A5	El	0420 0422 0422	1130 1131 1132 1133	BBC	#UCB\$V_BSY,- UCB\$W_STS(R5),DONE	: Branch if we don't have an IRP	
				0425	1133 1134 1135	; Test	for Abort Interrupt		
03		12 086	E1 30	0425 0429 0420	1136 1137 1138	BBC BSBW	#DR_DCR_V_DCRABT,R2,4	S; Branch if not abort interrupt; Handle abort interrupt	
				042C	1138 1139 40\$: 1140	; Test	for packet interrupt		
OF	52 05 6E	13 3F 0F 6 50 51 50 3F	E1 BB 30 E8 D4 70 BA	0420 0430 0432 0435 0438 0438	1141 1142 1143 1144 1145 1146 1147 508:	BBC PUSHR BSBW BLBS CLRL HOVQ POPR	#DR DCR V PKTINT,R2,6 #^M <r0,r1,r2,r3,r4,r5 QUEUE PKT_AST R0,50\$ R1 R0,(SP) #^M<r0,r1,r2,r3,r4,r5< td=""><td>; Queue packet AST ; Success ; Failure to queue AST ; Store status</td><td></td></r0,r1,r2,r3,r4,r5<></r0,r1,r2,r3,r4,r5 	; Queue packet AST ; Success ; Failure to queue AST ; Store status	
		31		043F 043F 043F 043F 043F	1148 1149 60\$: 1150	: Come send if s	here with 1/0 status h	lock in RO and R1. If DR is halted, e. If the DR is not halted, return ort the DR if the status is failure	
59	52	11 02	E0	043F 0443 0443	1152 1153 1154 1155 1156	BBS	#DR_DCR_V_DCRHLT,R2,- REQ_COMPLETE #UCB_V_ABORT,-	Branch if device is halted to request complete Branch if an abort is pending	

XFDRIVER VO4-000

contain I/O status block.

1200

XFDRIVER.

V04-000

```
F 1
- DR32 DRIVER
ABORT INT - Handle abort interrupts
                         .SBTTL ABORT_INT - Handle abort interrupts
                FUNCTIONAL DESCRIPTION:
                         This routine handles abort interrupts. It distinguishes among
                                      These are:
                         four cases.
                                     Driver abort
User and far end device errors
```

4) Other DR32 errors (such as bus errors)
This routine's main purpose is to identify the cause of the abort and to return appropriate status in RO and R1 for use as the I/O status block.
This routine also error logs parity errors and DR32 errors (cases) 3 and 4 above).

BSBB ABORT_INT

INPUT PARAMETERS:

CALLING SEQUENCE:

R2 R4 R5 Contents of DCR Address of first device CSR

Parity errors

Address of UCB

IMPLICIT INPUTS:

Offset UCB\$L_SAVSTATUS in the UCB contains the status for driver aborts

OUTPUT PARAMETERS:

First longword of I/O status block Second longword of 1/0 status block

IMPLICIT OUTPUTS:

None

COMPLETION CODES:

contains status left in UCB\$L_SAVSTATUS for driver aborts, SS\$_DEVREQERR for user and far end device errors, SS\$_PARITY for parity errors, and SS\$_CTRLERR for other errors. RO

O for driver aborts, and a combination of bits from the DCR, UTILITY, and DSL R1 registers for all other errors.

SIDE EFFECTS:

None

ABORT_INT:

	- DR32 DRIVER ABORT_INT - Handle abort	6 1 16-SEP-1984 00:21:10 VAX/VMS Macro V04-00 Page 27 t interrupts 5-SEP-1984 00:20:00 [DRIVER.SRC]XFDRIVER.MAR;1 (9)
	0482 1259	; Test for Driver abort.
50 00A4 C5	E1 0482 1261 D0 0486 1262 D4 048B 1263 05 04BD 1264	BBC #DR DCR V EXTABT.R2,10\$: Branch if not driver abort UCB\$L_SXVSTATUS(R5),R0 : Get status saved when driver set abort CLRL R1 : Second longword of IOSB is 0 : Return
	05 04BD 1264 04BE 1265 04BE 1266 10\$: 04BE 1267	; Collect bits for second longword of 1/0 status block as all ; other errors require this.
	04BE 1269 04BE 1270 04BE 1271	ASSUME DR_UTL_V_WCSPE EQ DR_DCR_V_WCSPE ASSUME DR_750_DSL EQ 0
07 68 A5 03 51 0400 C4	E0 04BE 1272 D0 04C3 1273	BBS #UCB V DR750,UCB\$W_DEVSTS(R5),20\$; Branch if DR750 MOVL DR 780_DSL(R4),R1; Start out with all of the DSL BRB 30\$
51 00 A4 52 5500 8F	D4 04CA 1275 208: D0 04CD 1276 B3 04D1 1277 308: 04D6 1278	CLRL DR_WCSA(R4) MOVL DR_WCSD(R4),R1 BITW #DR_DCR_M_ID1ERR!- DR_DCR_M_ID1TO!- DR_DCR_M_ID2ERR!- These are sort of bus errors
00 51 1B 04 52 0F 00 51 1C 50 04 A4	13 0406 1281 E2 0408 1282 E1 040C 1283 408: E2 04E0 1284	DR_DCR_M_ID2TO.R2 BEQL 40\$ BBSS
03 68 A5 03 50 52 50 50 E4 8F 10 50 51 03	04E8 1286 E1 04E8 1287 D0 04ED 1288 78 04F0 1289 50\$: F0 04F5 1290 04F8 1291 04FA 1292 04FA 1293	BBC #UCB_v_DR750,UCB\$W_DEVSTS(R5),50\$; Branch if DR780 MOVL R2,R0; Get DCR (for parity err bits on DR750) ASHL #-DR_UTL_v_WCSPE,R0,R0; Shift 3 parity error bits to bit 0 INSV R0,#Xf\$v_IOS_WCSPE,-; and insert in R1 #3,R1
	04FA 1293 04FA 1294	; Test for controller error (SS\$_CTRLERR)
51 18000004 8F	04FA 1294 03 04FA 1295 0501 1296 0501 1297	BITL #XF\$M_IOS_BUSERR!- : Test for bus error,
10	12 0501 1298 0503 1299	BNEQ 60\$; and invalid PTE ; Have a controller error
	0503 1300	; Test for Parity error (SS\$_PARITY)
50 01F4 8F 51 E0000000 8F	3C 0503 1302 03 0508 1303 050F 1304	MOVZWL #SS\$ PARITY.RO : Assume yes BITL #XF\$M IOS WCSPE!- : Test for WCS parity error. XF\$M IOS CIPE!- : control interconnect parity error.
13	050F 1305 12 050F 1306	BNEQ 705 ; and data interconnect parity error ; have a parity error
	0511 1307 0511 1308	; Test for user or far end device error (SS\$_DEVREQERR)
50 0334 8F 51 00801BD0 8F	3C 0511 1309 03 0516 1311 0510 1312 0510 1313 0510 1314 0510 1315	MOVZWL #SS\$ DEVREGERR.RO BITL #XF\$M IOS DDIDIS!- XF\$M IOS RNGERR!- XF\$M IOS UNGERR!- XF\$M IOS INVPKT!- XF\$M IOS FREGMT!- XF\$M IOS FREGMT!- Test for DDI disable, range error, unaligned queue error, invalid packet, xF\$M IOS FREGMT!- Tree queue empty,

XFDRIVER VO4-000 - DR32 DRIVER QUEUE_PKT_AST - Queue packet AST

16-SEP-1984 00:21:10 VAX/VMS Macro V04-00 5-SEP-1984 00:20:00 [DRIVER.SRC]XFDRIVER.MAR;1

Page 29 (10)

.SBTTL QUEUE_PKT_AST - Queue packet AST

: FUNCTIONAL DESCRIPTION:

This routine is called to queue an AST to the user process and set an event flag to indicate that a packet was placed on the process's termination queue. Both queueing the AST and setting the event flag are optional; either or both may occur. An AST is queued if a packet AST address is specified in the I/O packet and the event flag is set if the modifier IOS_SETEVF is present in the I/O subfunction code. Note that this routine forks to Queue AST IPL before queueing the AST or setting the event flag.

CALLING SEQUENCE:

BSBW QUEUE_PKT_AST

INPUT PARAMETERS:

R3 Address of I/O packet
R5 Address of UCB

IMPLICIT INPUTS:

Various fields in the I/O packet

OUTPUT PARAMETERS:

RO Completion code

IMPLICIT OUTPUTS:

None

COMPLETION CODES:

SS\$_NORMAL Normal successful completion Insufficient dynamic memory (to allocate an ACB) SS\$_EXQUOTA Exceeded AST quota

SIDE EFFECTS:

R1,R2,R3,R4 and R5 are not preserved. REPEAT R5!!!

QUEUE_PKT_AST:

: Make sure the process has enough AST quota to allocate a FORK/AST block.

MOVZWL IRP\$L PID(R3),R5
PUSHL G^SCH\$GL PCBVEC
MOVL a(SP)+[R5],R5
MOVZWL #SS\$ EXQUOTA,R0
TSTW PCB\$Q ASTCNT(R5)
BLEQ 10\$

Get process index Push address of PCB table Get PCB address Assume error Enough AST quota left? No!

55 OC A3 3C 000000000 GF DD 55 9E45 DO 50 1C 3C 38 A5 B5

XFDRIVER VO4-000					- DR	R32 DRIVER UE_PKT_AST - Que	o packet A	J 1 16-SEP-1 ST S-SEP-1	984 00:21 1984 00:20	:10 VAX/VMS Macro VO4-00 Page 3 :00 [DRIVER.SRC]XFDRIVER.MAR;1 (1
			38	A5	87		DECW	PCBSW_ASTCHT(R5)		Yes, take one away
						0544 1396 0544 1397	; Allo			a fork block and AST control block
		51 000 50	0004 000000 0124	53 1 GF 53	3C DD 16 8ED0 E8 3C 86	0544 1398 0544 1399 0549 1400 0548 1401 0551 1402 0554 1403 0557 1404 0550 1405 0556 1406 108	MOVZWL PUSHL JSB POPL BLBS MOVZWL INCW RSB	#IRPSK_LENGTH,R1 R3 G^EXESALONONPAGED R3 R0,208 #S\$\$ INSFMEM,R0 PCB\$D_ASTCNT(R5)		Length = an I/O pkt because it's fast Save R3 Returns pointer to packet in R2 Restore R3 Successful allocation Error - insufficient dynamic memory! Add 1 back to AST quota Error return
						0560 1407 0560 1408 20\$ 0560 1409		size and type into h returns success s		d then fork to Queue AST IPL
						0560 1410 0560 1411 0560 1412 0560 1413	ASSUME ASSUME	IRPSB_TYPE EQ IRPS FKB\$B_FIPL EQ IRPS	SW_SIZE+2 BB_RMOD	
	08 A2	000	200C4 3 A2 55 50	8F 06 52 01	90 90 90 30	0560 1414 0568 1415 056C 1416 056F 1417 057Z 1418	MOVL MOVB MOVL MOVZWŁ FORK	# <dyn\$c acb@16="">+1 #IPL\$_QUEUEAST,FR R2.R5 #SS\$_NORMAL,R0</dyn\$c>	IRP\$K_LENG (B\$B_FIPL()	TH.IRP\$W_SIZE(R2) ; Size and type R2) ; Set fork IPL = Queue AST IPL ; R5 must point to fork block ; Return normal status to caller ; Fork!
						0578 1419 0578 1420 0578 1421	; Build ; R3 po	d AST control block pints to I/O packet	in prepar R. RS point	ration for queueing AST. ts to AST control block.
						0578 1423 0578 1424	ASSUME ASSUME	IRPSL_PKTASTPRM E	Q IRPSL PI	KTASTADR+4
		51 00	A5 40 10 0E 0E	A3 51 A3 A5 A5 A5 BF	90 88		MOVL MOVQ MOVB BISB	IRPSL PID(R3),R1 R1,ACBSL PID(R5) IRPSL PKTASTADR(R ACBSL AST(R5) IRPSB RMOD(R3),- ACBSB RMOD(R5)	(3),-	Get PID and save for SCH\$POSTEF Store PID in ACB Store packet AST address and parameter in ACB Store access mode) ; Set AST quota accounting flag
		VO N.	40		00	058F 1433 058F 1434 30\$ 058F 1435				on code specifies it
		OA 20	52 A3 300000	01 06 A3	9A E1 9A 16	058F 1436 0592 1437 0597 1438 059B 1439	MOVZBL BBC MOVZBL JSB	#PRIS IOCOM.R2		Priority incr. class = 1/0 complete 0,40\$; Br. if don't post event flag Get event flag number Post event flag
						05A1 1441 40\$; Now			te AST control block.
		000	10 000000	06 06 0 GF	D5 13 17	05A1 1442 05A1 1443 05A4 1444 05A6 1445 05AC 1446	TSTL BEQL JMP	ACB\$L_AST(R5) 50\$ G^SCH\$QAST	; 1	Is AST specified? (Address non-zero)? No, deallocate ACB Yes, queue AST. SCH\$QAST returns to
						05AC 1446 05AC 1447 05AC 1448 50\$; Don'	give AST, so deal	locate pad	cket.
		000	000000	A5 GF	3C	05AC 1449 05AC 1450 05B0 1451	MOVZWL	ACB\$L_PID(R5),R2 G^SCH\$GL_PCBVEC	: 6	But first increment AST quota Push address of PCB table

(10)

UCB V_ADPPWRUP EQ 0 IDB\$L_CSR EQ 0

UCBSW_DEVSTS(R5),60\$

; Branch if adapter has no power

: Save R4

ASSUME ASSUME

BLBC

PUSHL

13 68 A5

```
.SBTTL REGDUMP - Register Dump Routine
```

FUNCTIONAL DESCRIPTION:

This routine copies relevant DR32 registers into either a diagnostic buffer or an error log buffer. It is called from the error logging routine and from the diagnostic buffer fill routine.

CALLING SEQUENCE:

JSB REGDUMP

N 1

INPUT PARAMETERS:

Address of buffer to store registers Address of first device CSR Address of UCB RO R4 R5

IMPLICIT INPUTS:

None

OUTPUT PARAMETERS:

None

IMPLICIT OUTPUTS:

None

COMPLETION CODES:

None

SIDE EFFECTS:

None

	05 68	03 A5	EO	05F0 05F0 05F2	1563 1564 1565 1566	REGDUMP	BBS	#UCB V DR750 UCB\$@_DEVSTS(R5),10\$; If set, yes DR750
	52	0F 03	DO 11	05F 8	1567 1568 1569		MOVL BRB	#15,R2 20\$: Number of reg. in first DR780 group : Go start
	52	07	DO	05FA	1570	10\$:	MOVL	#7,R2	; Number of reg. in first DR750 group
80	80 00A8	28 C5	D0	05FD 0600	1572	20\$:	MOVL.	#40,(R0)+ UCB\$L_SAVDCR(R5),(R0)+	: Store number of registers to be saved : Store copy of saved DCR
51	80 FA	81 52	DE DO F5	0605 0609 060C	1577	30\$:	MOVAL MOVL SOBGTR	DR_UTL(R4),R1 (RT)+,(R0)+ R2,30\$	Address of first register group Store next register Repeat
		03	EO	060F	1578 1579		BBS	#UCB_V_DR750,-	

				- DR REGD	32 DR	IVER Register	Dump Routine	8 2 16-SEP-1984 5-SEP-1984	00:21:10 YAX/VMS Macro V04-00 Page 35 00:20:00 [DRIVER.SRC]XFDRIVER.MAR;1 (12)
•	51	10 68 52 0400 80 FA	18 C4 81	DO DE DO F5	0611 0614 0614 0617 0610 061F 0622	1580 1581 1582 1583 1584 401 1585 1586	MOVL MOVAL MOVL SOBGTR BRB	UCB\$W_DEVSTS(R5),50\$ #24,R2 DR 780 DSL(R4),R1 (RT)+,TRO)+ R2,40\$ 70\$; If set, then DR750 ; Number of registers in second group ; Address of second register group ; Store next register ; Repeat
	51	52 08 0C 80 FA	20 A4 A4 61 52	00 04 06 00 F5	0624 0627 0628 0631 0634	1588 508 1589 1590 1591 608 1592 1593 1594 708	CLRL MOVAL MOVL SOBGTR	#32,R2 DR_WCSA(R4) DR_WCSD(R4),R1 (RT),(R0)+ R2,60\$	Number of registers in second group Set indirect register address to zero Address of data register Stores next register and bumps adderss Repeat

XFDRIVER VO4-000

```
C 2
                                                    - DR32 DRIVER UNIT_INIT - Unit initialization
XFDRIVER
VO4-000
                                                                                                                                                          VAX/VMS Macro VO4-00
[DRIVER.SRC]XFDRIVER.MAR;1
                                                                                            .SBTTL UNIT_INIT - Unit initialization
                                                                                 FUNCTIONAL DESCRIPTION:
                                                                                          This routine is entered when the driver is loaded and on system power recovery. On driver load, it initializes the UCB and sets the protection on the page containing the GO bit to user writeable. It also determines which cpu type it is running on (11/780 or 11/750) and sets a bit in UCBSW_DEVSTS to indicate which one. On power recovery, it simply returns. Power recovery is actually handled in the interrupt handler.
                                                                                  CALLING SEQUENCE:
                                                                                           JSB
                                                                                                        UNIT_INIT
                                                                                  INPUT PARAMETERS:
                                                                                           R5
                                                                                                        Address of UCB
                                                                                  IMPLICIT INPUTS:
                                                                                           None
                                                                                  OUTPUT PARAMETERS:
                                                                                           None
                                                                                  IMPLICIT OUTPUTS:
                                                                                           None
                                                                                  COMPLETION CODES:
                                                                                           None
                                                                                  SIDE EFFECTS:
                                                                                           RO, R1, R2, AND R4 ARE NOT PRESERVED
                                                                              UNIT_INIT:
                                                                                           : Determine if this is initial loading or a power recovery.
                                                                                                        #UCB$V_POWER,UCB$W_STS(R5),INIT_DONE ; Branch if power recovery
                            5D 64 A5
                                              05
                                                     EO
                                                                                            : Get address of IDB and first device CSR
                                    54 P
                                                                                                        UCB$L_CRB(R5),R1 ; Get address of CRB
CRB$L_INTD+VEC$L_IDB(R1),R2 ; Get address of IDB
IDB$L_CSR(R2),R4 ; Get address of first device CSR
                                                      D0
D0
                                                                                            MOVL
                                                                                            MOVL
                                                                                            MOVL
                                                                                            : Make UCB owner of IDB and reset DR.
                                 04 A2
                                                      DO
                                              55
                                                                                            MOVL
                                                                                                         R5, IDB$L_OWNER(R2)
                                                                                                                                               : Make UCB owner of IDB
```

					32 DRIVER	it initia	lization	D 2 16-SEP-1984 00:21:10 VAX/VMS 1 5-SEP-1984 00:20:00 [DRIVER.	Macro V04-00 Page 37 SRC]XFDRIVER.MAR;1 (13)
	64	4000 0600	8F	3C 3C	0649 165 064E 165	3	MOVZWL	#DCR_K_RESET.DR_DCR(R4) : Reset DR. #DCR_K_SETINTENB,DR_DCR(R4) ; Enable	e interrupts
					0653 165 0653 165		; Set p	otection on page containing GO bit to u	ser mode writeable.
51 52	50 50 0000 52	0200 15 00000 18 62	09 1 GF 241 04	DEFO	0653 165 0658 165 0650 166 0664 166 0668 166 0668 166	8	MOVAL EXTZV MOVL MOVAL INSV	<pre>#PRISC_UW,#PIESV_PROT,- ; Set protection #PTESS_PROT,(R2)</pre>	
					0670 166 0670 166	5		adapter has power so set adapter power	
	68	A5	01	A8	0670 166 0670 166	7	BISW	#UCB_M_ADPPWRUP,UCB\$W_DEVSTS(R5)	up ove
					0674 166 0674 167 0674 167 0674 167 0674 167 0674 167 0674 167	90123456	Now de suppo any o bit in to inc	termine which type of DR32 we have by s ype of cpu we have. Currently, the onl ted are the DR780 and the DR750. If we her cpu type, about all we can do is no the UCB. Also note that we set a bit	y DR32s (somehow) get t set the online in the UCB he rest of the driver
					0674 167 0674 167	8	ASSUME	DT\$_DR750 EQ DT\$_DR780+1	
	41	A5	02	90	0674 167 0674 168 0678 168	0	MOVB	#NTS_DR780,UCB\$B_DEVTYPE(R5) ; Assum	e device type is DR780
					0678 168	2	CPUDISP	<pre><dr_780,dr_750,dr_730,dr_790> ; * Dis</dr_780,dr_750,dr_730,dr_790></pre>	patch on CPU type *
	68	A5 41	A5 08	96 A8	068C 168 068C 168 068F 168 0693 168 0693 168	4 DR_750: 5	BISM	UCB\$B_DEVTYPE(R5) #UCB_M_DR750,UCB\$W_DEVSTS(R5)	device type be DR750 R750 bit in UCB through to
	64	A5	10	AB	0693 168	8 DR 790:	BISW	#UCB\$M_ONLINE,UCB\$W_STS(R5) : Same : Set o	action as for DR780. nline bit
					0693 168 0697 169 0697 169 0697 169 0697 169 0697 169	4		; * End	of cpu dependent code *
				05	0697 169 0697 169 0698 169 0698 169 0698 170 0698 170 0698 170	S INIT_DO	NE: RSB	; End of driver	

XFDRIVER

XFDRIVER Symbol table	- DR32 DRIVER		16-SEP-1984 00:21:10 VAX/VMS Macro V04-00 5-SEP-1984 00:20:00 [DRIVER.SRC]XFDRIVER.MAR;1	Page 38
SSS SOP ABORT ABORT INT ABORT 10 ACBSB RMOD ACBSL AST ACBSL ASTPRM ACBSL PID	= 00000002	02 03 03	DR 780 DSL DR 780 GBR DR 780 SBR DR 780 SBR DR 790 DR DCR DR DCR M DCRABT DR DCR M DCRHLT DR DCR M DCRHLT DR DCR M ID1ERR DR DCR M ID1ERR DR DCR M ID2ERR DR DCR M ID2ERR DR DCR M ID2TO DR DCR M PARERR DR DCR M PARERR DR DCR M PARERR DR DCR M PWR DN DR DCR M PWR UP DR DCR W PWR UP DR DCR W PWR UP DR DCR V DCRABT D 00000012	
CCESS_VIO LL_OK TS_DR	= 0000000C = 00000040 00000193 R 0 000001A5 R 0	33	DR DCR M ID1ERR = 00001000 DR DCR M ID1TO = 00004000 DR DCR M ID2ERR = 00000100 DR DCR M ID2TO = 00000400 DR DCR M PARERR = 80000000	
OUGS UNSUPRICPU ANCEL IO ANCEL IO CS REALTIME OCR K CLRABTINT OCR K CLRPKTINT OCR K CLRPWRON OCR K CLRPWRUP OCR K RESET OCR K SETEXTABT	000005C6 R = 00000060 = 00000400 = 00003000 = 00003000 = 00004000 = 00004000 = 00002000 = 00002000 = 00000600	3	DR DCR V DCRHLT = 00000011 DR DCR V EXTABT = 00000018 DR DCR V PKTINT = 00000013 DR DCR V PWR DN = 00000017 DR DCR V PWR UP = 00000016 DR DCR V RDS = 00000006 DR DCR V WCSPE = 0000001C	
DBSL_DDT EVSM_AVL EVSM_ELG EVSM_IDV EVSM_ODV EVSM_RTM DNE	= 0000000C ******* X 0 ****** X 0 ****** X 0 ****** X 0 ****** X 0)2)2)2)2)2	DR_END 00000697 R 03 DR_SBIADR 00000014 DR_SBIBCNT 00000018 DR_USER 00000200	
PTSC_LENGTH PTSC_VERSION PTSINITAB PTSREINITAB PTSTAB R750_MAXRATE	= 000000FC)2)2)2	DR UTL M ENPEAB = 08000000 DR UTL M PARERR = 80000000 DR UTL M VALID = 00000800 DR UTL V PARERR = 0000001F DR UTL V WCSPE = 0000001C DR WCSA M SEL = 00000001 DR WCSA M WCS = 80000000	
R780 MAXRATE R 730 R 750 R 750 BFRBVA R 750 BFRLEN R 750 BFRSVAPT R 750 CMDBVA R 750 CMDLEN R 750 CMDSVAPT R 750 DSL	= 000000FB 0000068C R 00000007 00000008 00000003 00000005 000000005 000000000 00000001 0000041C 0000041C 0000041C 0000041C 0000041C	3 3	DR WCSA V SEL = 00000000 DR WCSD	
R 750 DSL R 750 GBR R 750 SBR R 780 BF 780 BFRBVA DR 780 BFRLEN DR 780 BFRSVAPT DR 780 CMDBVA DR 780 CMDLEN DR 780 CMDSVAPT	00000000000000000000000000000000000000)3	DYNSC UCB = 00000010 EMBSL DV REGSAV = 0000004E ERLSDEVICERR	

KFDRIVER Symbol table	- DR32 DRIVER		F 2 16-SEP-19 5-SEP-19	984 00:21:10 VAX/V 984 00:20:00 [DRIV	MS MER.S	Macro VO4-00 GRCJXFDRIVER.MAR; 1	Page	39
XESFORK XESGB_CPUTYPE	***** X	03	LOCK BFR MASKH	= 01000000		03		
XESIOFORK XESMODIFYLOCKR	***** X	03 03 03 03 03	MASKL MMG\$GL_GPTBASE MMG\$GL_SPTBASE	= 00000040	×	03		
XE\$QIODRVPKT XE\$WRITELOCK	***** X	03	MMGSUNLOCK	*****	X	03 03 03		
INISH IO KBSB_FIPL	= 0000000B 00000038 R	-	P1 P2 P3	= 00000000 = 00000004 = 00000008 = 00000038 = 00000012 = 00000001 = 00000001				
UNCTABLE UNCTABLIEM	= 00000028	03	P3 PCB\$L PID	= 00000008 = 0000060				
ANDLE INT DB\$L CSR DB\$L OWNER NIT DONE	D00003D4 R	03	PCB\$L_PID PCB\$W_ASTCHT PR\$_IPL	= 00000038 = 0000012				
BSL OWNER	= 00000000 = 00000004 00000697 R	03	PRS IPL PRS SBR PRS SID TYPZAO	= 00000000				
NTERRUPT SVC DSV_SETEVF	00000366 R = 0000006	03 03	PRS SID TYP780 PRS TBIS PRIS 10COM	= 0000003A = 00000001				
DS COADMCODE DS STARTDATA	= 00000001 = 0000038		PRIST UW PIESS PROT	= 00000004 = 00000004				
DS_STARTDATAP	= 00000006		PTESV_PROT	= 00000018		A.F.		
DS VIRTUAL DC\$DIAGBUFILL	= 0000003F	03	QUEUE PKT_AST REGDUMP	000005F0	R	03 03 03 03 03		
DCSGW_XFMXRATE DCSMNTVER	***** X	03 03 03 03 03	REQ_COMPLETE SCHSGL_PCBVEC	00000496	RX	03		
DC\$REQCOM DC\$RETURN	***** X	05 03	SCHSPOSTEF SCHSQAST	*****	X	03		
DC\$WFIKPCH PL\$_QUEUEAST	= 00000006	0.3	SIZ SS\$_ABORT	= 00000001 = 0000020				
RPSB_EFN RPSB_FLAGS	= 00000022 = 00000030		SS\$TACCVIO SS\$TBADPARAM	= 0000000C = 0000014				
RPSB_RATE RPSB_RMOD	= 0000003C		SS\$_BUFNOTALIGN SS\$_CTRLERR	= 00000324 = 0000054				
DOCD TVDE	= 0000000B = 0000000A = 000000C4		SS\$_DEVACTIVE	= 00000204				
RPSL_ABONT RPSL_EXTEND	= 00000040 = 0000054		SSS EXQUOTA SSS INSFMEM SSS IVBUFLEN SSS MCNOTVALID	= 0000001C = 00000124				
RPSK LENGTH RPSL ABCNT RPSL EXTEND RPSL 10ST2 RPSL 0BCNT RPSL PID RPSL PKTASTADR	= 0000005C		SS\$ IVBUFLEN	= 00000340				
RPSL PID	= 00000044 = 0000000C = 00000040		SSS NORMAL	= 00000001				
KLAF LY IVO ILKU	= 00000044		SSS PARITY SSS POWERFAIL	= 00000364				
RPSM_EXTEND	= 0000002C = 00000800		SS\$_TIMEOUT STARTDATA_FDT	= 00000334 = 0000001C = 00000124 = 0000035C = 00000001 = 00000164 = 0000022C 00000146 00000254 0000046F = 0000041	R	03		
RPSW_CHAN RPSW_FUNC	= 00000028 = 00000020 = 0000008		STARTIO TIMEOUT	00000254 0000046F	R	03 03 03		
RPSW_STS	= 0000002A		UCBSB_DEVCLASS UCBSB_DEVTYPE	= 00000040 = 00000041 = 0000005E				
RPESB_TYPE RPESL_BBLKADR	= 0000000A = 0000048		UCBSB_DIPL UCBSB_FIPL	= 0000005E = 00000008				
RPESL_BCNT1 RPESL_BCNT2	= 00000034 = 00000040		UCB\$K_SIZE UCB\$L_CRB	= 000000AC = 00000024				
RPSW FUNC RPSW SIZE RPSW SIS RPESB TYPE RPESL BBLKADR RPESL BCNT1 RPESL BCNT2 RPESL CBLKADR RPESL SVAPTE1	= 00000044 = 0000002C = 00000038		UCBSB DIPL UCBSB FIPL UCBSK SIZE UCBSL CRB UCBSL DCR UCBSL DEVCHAR	= 0000000B = 000000AC = 00000024 000000A0 = 00000038				
RPESU_SVAPTE2 RPESU_BOFF1	= 00000030		UCBSL DEVDEPEND	= 00000044 = 0000009C				
RPESW_BOFF2 RPESW_STS	= 0000003C		UCB\$L_DPC UCB\$L_IRP UCB\$L_SAVDCR	= 00000044 = 0000009C = 00000058 000000A8				
OAD_MICROCODE	= 0000002A 00000060 R	03	UCB\$L_SAVSTATUS	000000A4				

16-SEP-1984 00:21:10 VAX/VMS Macro V04-00 Page 41 5-SEP-1984 00:20:00 [DRIVER.SRC]XFDRIVER.MAR;1 (13)

! Psect synopsis !

PSECT name	Allocation	PSECT No.	Attributes			

SABSS S\$\$105_PROLOGUE \$\$\$115_DRIVER	00000000 (0.) 00000424 (1060.) 00000058 (91.) 00000698 (1688.)	00 (0.) 01 (1.) 02 (2.) 03 (3.)	NOPIC USR NOPIC USR NOPIC USR NOPIC USR	CON ABS CON REL CON REL	LCL NOSHR NOEXE LCL NOSHR EXE LCL NOSHR EXE LCL NOSHR EXE	NORD NOWRT NOVEC BYTE RD WRT NOVEC BYTE RD WRT NOVEC BYTE RD WRT NOVEC LONG

Performance indicators

Phase	Page faults	CPU Time	Elapsed Time
Initialization Command processing Pass 1 Symbol table sort	33	00:00:00.02	00:00:01.94
Pass 1	627	00:00:19:10	00:01:08.84
	290	00:00:04.26	00:00:16.90
Symbol table output Psect synopsis output	32	00:00:00.02	00:00:00.02
Cross-reference output Assembler run totals	1093	00:00:26.75	00:01:42.93

The working set limit was 2400 pages.
159143 bytes (311 pages) of virtual memory were used to buffer the intermediate code.
There were 140 pages of symbol table space allocated to hold 2605 non-local and 65 local symbols.
1703 source lines were read in Pass 1, producing 20 object records in Pass 2.
60 pages of virtual memory were used to define 56 macros.

! Macro library statistics !

Macro Library name	Macros defined
_\$255\$DUA28:[SYS.OBJ]LIB.MLB;1 _\$255\$DUA28:[SYSLIB]STARLET.MLB;2 TOTALS (all libraries)	40 11 51
_\$255\$DUAZ8:LSYSLIBJSTARLET.MLB;2	11
TOTALS (all libraries)	51


2870 GETS were required to define 51 macros.

There were no errors, warnings or information messages.

MACRO/LIS=LIS\$:XFDRIVER/OBJ=OBJ\$:XFDRIVER MSRC\$:XFDRIVER/UPDATE=(ENH\$:XFDRIVER)+EXECML\$/LIB

0119 AH-BT13A-SE

DIGITAL EQUIPMENT CORPORATION CONFIDENTIAL AND PROPRIETARY



0120 AH-BT13A-SE

DIGITAL EQUIPMENT CORPORATION CONFIDENTIAL AND PROPRIETARY

